High-Speed DACs
ثبت نشده
چکیده
منابع مشابه
Testing of high-speed DACs using PRBS generation with "Alternate-Bit-Tapping"
Testing of high-speed Digital-to-Analog Converters (DACs) is a challenging task, as it requires large number of high-speed synchronized input signals with specific test patterns. To overcome this problem, we propose use of PRBS signals with an “Alternate-Bit-Tapping” technique and eye-diagram measurement as a solution to efficiently generate the testvectors and test the DACs. This approach cove...
متن کاملNew design criterion for high-order DACs
Stability analysis of high-order delta-sigma loops is a challenge. In this work, a novel design criterion is presented for error-feedback DACs which are especially suitable for high-speed operation. This criterion allows the design of unconditionally stable, robust, high-order delta-sigma DACs. Both analytical and numerical analysis are performed for verification. Total Pages (including 2 docum...
متن کاملStable high-order delta-sigma DACS
Stability analysis of high-order delta-sigma loops is a challenge. In this brief, a sufficient design criterion is presented for highorder multibit error-feedback DACs which are especially suitable for high-speed operation. This analytical criterion might be too conservative, but it allows the design of stable, robust, and high-resolution deltasigma DACs. Both analytical and numerical analysis ...
متن کاملData Converters for High Speed CMOS Links A PhD Thesis
The long links that interconnect networking and computing systems and boards need high throughput to avoid expensive, massively parallel connections. However, long wires suffer signal losses that increase with frequency. Digital communication techniques can compensate for these losses, but require Analog-to-Digital and Digital-to-Analog converters (ADCs and DACs). To understand the application ...
متن کاملActive Compensation of Parasitic Capacitances for Very High Frequency CMOS DACs
High frequency DACs requiring an output buffer find a speed limitation in the overall input capacitive load of the buffer. This communication presents an active scheme for the compensation of such a load, including the parasitic capacitances coming from reversely biased junctions associated to analog switches. Computer simulations on a given architecture (10-bit DAC) show the effectiveness of t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014